PMA German V2 short range missile V-2 Rocket 1943-1944 1/72 FINISHED MODEL

Product Information

Parsing VHDL file "C:\FPGA\XAPP1169_Release\XAPP1169_Release_TX\sources\LogiCores\SMPTE2022_5_6_TX\COMMON\SDI_RXTX\imp_specific\v_smpte_sdi\hdl\vhdl\edh_flags.vhd" into library work INIT_0E=256'b01110000001001000100000000011100100001001011011101101100000011000111000000100000010000000010000010000100101101110110110000001000011100000001110001000000000110001000010010110111011011000000010001110000000110000100000000010000100001001011011101101100000000,INIT_0F=256'b01000000001100001000000001011000100001001011011101101100000111000111000000110000010000000010100010000100101101110110110000011000011100000010110001000000001011001000010010110111011011000001010001110000001010000100000000100100100001001011011101101100000100,INIT_10=256'b010000100101101110110110000000000011100000100000001000000010000001000000001011000100001001011011101101100000111000111000000111100010000000011010010000100101101110110110000011000011100000011100001000000001110001000010010110111011011000001010001110000001101,INIT_11=256'b01000010010110111011011000001000001110000010100000100000001001000100001 pmacomp -e bulk_loading --initial_size 536870912 -I 1073741824 --initial_size_uniform --batch_size 1 --num_batches 536870912 -d uniform -a apma_int2b -b 65 -l 128 --hugetlb --extent_size 1 -v

Parsing VHDL file "C:\FPGA\XAPP1169_Release\XAPP1169_Release_TX\sources\LogiCores\SMPTE2022_5_6_TX\COMMON\SDI_RXTX\imp_specific\v_smpte_sdi\hdl\vhdl\fly_horz.vhd" into library workINFO:HDLCompiler:693 - "C:\FPGA\XAPP1169_Release\XAPP1169_Release_TX\sources\LogiCores\SMPTE2022_5_6_TX\COMMON\SDI_RXTX\verilog\sdi_rate_detect.v" Line 48. parameter declaration becomes local in sdi_rate_detect with formal parameter declaration list Parsing VHDL file "C:\FPGA\XAPP1169_Release\XAPP1169_Release_TX\sources\Modules\TX\Stream2Eth\EthernetLink.vhd" into library work

Analyzing Verilog file "C:\FPGA\XAPP1169_Release\XAPP1169_Release_TX\sources\Modules\Common\LCDCtrl\LCDCTRL4.v" into library workAnalyzing Verilog file "C:\FPGA\XAPP1169_Release\XAPP1169_Release_TX\sources\LogiCores\SMPTE2022_5_6_TX\COMMON\SDI_RXTX\verilog\dru\dru.v" into library work pmacomp -e step_insert_lookup -I 1073741824 -d zipf --alpha 1.5 --beta 134217728 -a btree_pma_v4b -b 64 -l 128 -v Parsing VHDL file "C:\FPGA\XAPP1169_Release\XAPP1169_Release_TX\sources\LogiCores\TEMACPll\TEMACPll.vhd" into library work

apma_sequential: sequential pattern, with the keys generated as 1, 2, 3, ... The apma_ prefix is because it mimics one of the patterns also examined in the APMA paper [9]. First, insert initial_size elements. Eventually, repeatedly perform idls_group_size consecutive insertions followed by idls_group_size consecutive deletions of existing elements.Parsing VHDL file "C:\FPGA\XAPP1169_Release\XAPP1169_Release_TX\sources\LogiCores\TEMAC\TriMAC\example_design\axi_ipif\TriMAC_axi4_lite_ipif_wrapper.vhd" into library work Neutal sound,good bass and power(watt), looks good,the quality of the amp feels above avarage, don't get hot as hell as the Nad C326BEE does.